



1/7





1551


2/7

~~538~~ 2

3/7

~~539~~ 3





5

Figure 6 is a block diagram of a communication system architecture. The diagram shows the following components and their interconnections:

- 150 Static and dynamic RAM**: Connected to the Main Processor 386 EX (149).
- 148 Real time clock**: Connected to the Main Processor 386 EX (149).
- 205 Main Processor 386 EX (149)**: The central processing unit, connected to RAM, the Real time clock, the Peripheral Interface (147), the Analogue to digital converter (148), and the Interface to receiver (207).
- 147 Peripheral Interface**: Connected to the Main Processor 386 EX (149) and the Transceiver Interface (206).
- 148 Analogue to digital converter**: Connected to the Main Processor 386 EX (149) and the Interface to receiver (207).
- 207 Interface to receiver**: Receives signals and provides feedback to the Main Processor 386 EX (149). It outputs Rx Data (0 Kbps) and Rx Data (0 Kbps) to the 80 Kbps QMSK FX 500 Modem (129).
- 131 Ziglog High speed dual channel synchronous serial chip**: Connected to the Main Processor 386 EX (149) and the 80 Kbps QMSK FX 500 Modem (129). It handles Rx Data, Tx Data, and Clock signals.
- 130 PN sequence encoding and decoding**: Connected to the 80 Kbps QMSK FX 500 Modem (129) and the 8 Kbps QMSK FX 500 Modem (127). It handles Rx Data, Tx Data, and Clock signals.
- 129 80 Kbps QMSK FX 500 Modem**: Connected to the 80 Kbps QMSK FX 500 Modem (127) and the Transceiver Interface (206). It handles Rx Data, Tx Data, and Clock signals.
- 127 8 Kbps QMSK FX 500 Modem**: Connected to the 80 Kbps QMSK FX 500 Modem (129) and the Transceiver Interface (206). It handles Rx Data, Tx Data, and Clock signals.
- 132 Power control PIC**: Connected to the Main Processor 386 EX (149) and the Transceiver Interface (206). It provides Power control and Transmit/Receive Switch Control.
- 206 Transceiver Interface**: The external interface for the system, connected to the Peripheral Interface (147), the 80 Kbps QMSK FX 500 Modem (129), the 8 Kbps QMSK FX 500 Modem (127), and the Power control PIC (132).

The diagram also shows various signal paths and control lines, including Rx Data, Tx Data, Clock, Lock, Signal Quality, Power control, and Transmit/Receive Switch Control.

Fig 7